


Linear capabilities for CHERI

An exploration of the design space

Aaron Joos Lippeveldts

Dominique Devriese

What are capabilities?



CHERI


Capability Hardware Enhanced RISC Instructions (**CHERI**) is a research project that explores using **capabilities** through an **instruction set extension** in order to better support **software compartmentalisation**.



Arm are adding CHERI to their CPUs!
theregister.co.uk/AMP/2019/01/28...

12:45 AM - 29 Jan 2019

35 Retweets 70 Likes




CHERI FPGA

www.cl.cam.ac.uk/research/security/ctrsrcd/cheri/

Why linear capabilities?


Problem with capabilities
 Hard to revoke given authority (capabilities)



Possible solution

Linear capabilities (cannot be copied, only moved)

→ Enables **StkTokens**: a secure calling convention
 Benefits: *well-bracketed control flow* and *stack frame encapsulation*, even when invoking adversarial code




Linear capabilities for fully abstract compilation of separation-logic-verified code
dl.acm.org/citation.cfm?id=3341688

Linear capabilities for CHERI

- Add linearity representation
- Respect linearity in existing instructions
- Add new instructions to deal with linearity

3 types of instructions to be modified

- Capability modification instructions (CandPerm, ...)
- Load/Store instructions (CLC, ...)
- PCC-related instructions (CJR, ...)




Example pitfall: delay slot on MIPS

Instruction	Description
CSetLinear	Set linearity type (privileged)
CWeakenLinearity	Weaken linearity type
CGetLinear	Get linearity type
CSplit	Split a capability in two
CSplice	Splice two capabilities

Implemented in EMU


Multiple options for linearity types



Model	Guarantee	Advantages
→	Noncopiable	Easy to deploy
→	Globally unique	Strong global guarantee
→	Depends on type	↑ Both

Evaluation

- Basic validation of implementation with small tests
- Program implementing StkTokens (not tested on sim)
 practical challenge: how to obtain seal capabilities?



```

__asm__ volatile (
    "fac:"
    "addi $3, $6, 2;" // set $3 to ($6 + 2)
    "beqz $3, $0;" // if $3 is zero, jump ahead 20 bytes (+5 insns)
    "nop;" // branch delay
    "daddi $2, $zero, 1;" // set $2 as return value
    "movev $4, $C26;" // return our stack (C26 will be overwritten)
    "call $1, $C2, 1;" // return
    "nop;" // branch delay
    "daddi $3, $zero, -772;" // make room on stack for 3 caps and 1 int
    "cld $6, $zero, 0($C26);" // put n on the stack
    "cac $1, $zero, 32($C26);" // put the code return cap on the stack
    "cac $2, $zero, 288($C26);" // put the data return cap on the stack
    "cgetofset $3, $C26;" //
    "split $C26, $C2, $C26, $3;" // split the stack
    "cgetpcc $1;" // get pcc (code ret cap for callee)
    "cincoffset $1, $1, 20;" // properly set return address
    "cseal $1, $1, $3;" // seal the code capability
    "cseal $2, $2, $3;" // seal the data capability
    "daddi $6, $6, -1;" //
    "j fac;" //
    "nop;" // branch delay
    "splice $C26, $4, $C26;" // put the stack back together
    "cld $6, $zero, 0($C26);" // load n from the stack
    "cld $1, $zero, 32($C26);" // load the code return cap from the stack
    "cld $2, $zero, 288($C26);" // load the data return cap from the stack
    "daddi $3, $zero, 772;" //
    "cincoffset $C26, $C26, $3;" // clean up the stack
    "mult $6, $2;" // multiply n and the result of the fac call
    "mflo $2;" // put the result as return value
    "movev $4, $C26;" // return our stack (C26 will be overwritten)
    "call $1, $C2, 1;" // return
    "nop;"
);
    
```

Future work

- More extensive evaluation
- Compiler support
- Concurrency